Normal view MARC view ISBD view

Computer architecture/ a quantitative approach Hennessy,John L.

Material type: Text

TextPublication details: New Delhi: Elsevier, 2012Edition: 5Description: 493ISBN: 9789381269220DDC classification: 004.22

Contents:

Printed Text Chap 1: Fundamentals of Quantitative Design and Analysis Chap 2: Memory Hierarchy Design Chap 3: Instruction-Level Parallelism and Its Exploitation Chap 4: Data-Level Parallelism in Vector, SIMD, and GPU Architectures Chap 5: Multiprocessors and Thread-Level Parallelism Chap 6: The Warehouse-Scale Computer App A: Instruction Set Principles App B: Review of Memory Hierarchy App C: Pipelining: Basic and Intermediate Concepts Online App D: Storage Systems App E: Embedded Systems App F: Interconnection Networks App G: Vector Processors App H: Hardware and Software for VLIW and EPIC App I: Large-Scale Multiprocessors and Scientific Applications App J: Computer Arithmetic App K: Survey of Instruction Set Architectures App L: Historical Perspectives

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Title notes ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Status	Date due	Barcode	Item holds
General Books	Central Library, Sikkim University General Book Section	004.22 HEN/C (Browse shelf(Opens below))	Available		P33207

Total holds: 0

Browsing Central Library, Sikkim University shelves, Shelving location: General Book Section Close shelf browser (Hides shelf browser)

Previous							No cover image available	Next
Previous	004.22 HEN/C Computer architecture:a quantitative approach /	004.22 HEN/C Computer architecture:a quantitative approach /	004.22 HEN/C Computer architecture:a quantitative approach /	004.22 HEN/C Computer architecture/	004.22 HEU/C Computer systems design and architecture /	004.22 HEU/C Computer systems design and architecture /	004.22 MAN/C Computer system architecture /	Next

Printed Text Chap 1: Fundamentals of Quantitative Design and Analysis
Chap 2: Memory Hierarchy Design
Chap 3: Instruction-Level Parallelism and Its Exploitation Chap 4: Data-Level Parallelism in Vector, SIMD, and GPU Architectures
Chap 5: Multiprocessors and Thread-Level Parallelism
Chap 6: The Warehouse-Scale Computer
App A: Instruction Set Principles
App B: Review of Memory Hierarchy
App C: Pipelining: Basic and Intermediate Concepts Online
App D: Storage Systems
App E: Embedded Systems
App F: Interconnection Networks
App G: Vector Processors
App H: Hardware and Software for VLIW and EPIC
App I: Large-Scale Multiprocessors and Scientific Applications App J: Computer Arithmetic
App K: Survey of Instruction Set Architectures
App L: Historical Perspectives

There are no comments on this title.

to post a comment.